Abstract-The letter highlights the importance of modelling the phase noise of an oscillator using the impulse sensitivity function. A Colpitts oscillator in the common collector configuration is analyzed to obtain an expression for its phase noise. The oscillator design is thus optimized for phase noise with respect to process and design parameters. The fabricated voltage controlled oscillator at an oscillating frequency of 52.8 GHz has a measured phase noise of -98.9 dBc/Hz at 1 MHz offset.
INTRODUCTION
The IEEE 802.15.3 Task Group 3c (TG3c) has developed a millimetre-wave (mm-wave) based physical layer for the wireless personal area network standard, which operates in the 57-64 GHz unlicensed band and can provide high data rates over 2 Gbps. Voltage-controlled oscillators (VCOs) with improved phase noise performance are mandatory for any high-performance wireless receiver system, as they determine the system's sensitivity. A proper estimate of phase noise could be obtained by modelling the phase noise in terms of its design and process parameters [1] . In this letter, phase noise analysis is performed on a common collector configuration of the Colpitts oscillator by using the impulse sensitivity function (ISF) [2] . The phase noise is analytically derived by studying the contribution of major noise sources to the phase noise and quantifying this, using the ISF of the corresponding noise source. The analysis is verified by a VCO design at 60 GHz using the IBM BiCMOS 8HP process, which is a SiGe heterojunction bipolar transistor (HBT) technology with a f T of 200 GHz.
VOLTAGE-CONTROLLED OSCILLATORS
The high-performance mm-wave VCO implementations with the lowest phase noise have been reported for a differential common-collector Colpitts oscillator in SiGe technology [3] [4] [5] . The common collector configuration is preferred at higher frequencies because of its better stability, as the tank is buffered from the load by the transistors Q 1 (or Q 2 ), as shown in Figure 1(a) . SiGe has been the choice of technology over CMOS for low-phase noise oscillators [6] owing to its lower f 1 noise, which is up-converted into phase noise of the oscillator in the
is preferred in the mm-wave range to minimize the generation and coupling of high-frequency signals.
It also has the advantage of less criticality to on-and off-chip decoupling of supply and bias voltages due to the virtual ground node [7] .
The basic core of a differential common collector Colpitts oscillator comprises two half circuits consisting of Q 1 , L b , C 1 and C 2 as shown in Figure 1 (a). R T models the total tank resistance, mainly contributed by the passives in the tank, and I BIAS is the bias current for a half circuit.
The resonator tank voltage A tank in Figure 1 (b) is given by the fundamental tank current I 1 , the total tank resistance R T and the equivalent impedance transformation ratio n
where n is the ratio of the capacitors given by
Then A e , the base-emitter junction ac voltage is given by
If V BE is the dc voltage across the junction, then the collector current is given by 
where I s is the BJT saturation current and
where k B = 8.617385 × 10 -5 eV/K is the Boltzmann's constant and T is the absolute temperature. 
If a e is large, then the fundamental current I 1 can be approximated as
PHASE NOISE ANALYSIS
In this section, phase noise analysis is performed on a common-collector configuration of the Colpitts oscillator using ISF theory by identifying dominant noise sources in the circuit. The phase noise expression was derived by combining the contribution from various identified noise sources. The ISF of an individual noise source is calculated by injecting current impulse in parallel to the noise source and its effect on the tank capacitance is evaluated by using small-signal model circuit analysis.
As found by [2] , the tank resistance R T causes a phase noise at offset frequency ∆ω given by 
where N = 1 for a single-ended oscillator and N = 2 for a differential oscillator.
The base current shot noise contribution is neglected, as it is very small [8] . The contribution of collector current shot noise and base resistance thermal noise is evaluated by using their ISF. In this work, the approach followed to find the ISF of any noise source is to relate it to the ISF of tank resistance, by evaluating the voltage change at the tank capacitance caused by the respective current impulses, as shown in the subsections below.
Phase Noise by Collector Current Shot Noise
When a cyclo-stationary noise source such as the collector current shot noise in Figure 2 (a) is considered, (11) has to be modified to include the effective ISF eff
where the dependence of noise power on f is taken into account by ) (f a 
The voltage ∆V A,B measured at node A, generated by a current impulse flowing into node B, is given
Hence the ISF 
The periodicity information ) (f a c i for calculating the effective ISF in (14) is obtained from the expression of collector current shot noise [7] and is given by (14) could be re-written using (18) and (19) as
This gives the expression for
, the phase noise contribution of the collector current shot noise as
Phase Noise by Base Resistance Thermal Noise
The noise contribution by the base resistance thermal noise in Figure 3 
The analysis is done by assuming a negligible parasitic capacitance at the base, C B to the ground as shown in Figure 3 and injecting a charge impulse in parallel to r b at time t 0 . C B is in series with a relatively large tank capacitance C; hence the charge in the current impulse is collected by C B and is discharged through the network C B -r b -C with a time constant 
The ISF associated with the base resistance thermal noise
Substituting ( 
The above analysis shows that the expression for the phase noise in a common collector configuration is exactly the same as that for a common-base configuration [8] . Thus it could be concluded that the process parameter contribution to phase noise is independent of oscillator configuration or the way in which the LC tank is connected around the transistor.
The optimum value of the design parameter n for a mm-wave oscillator could be determined by plotting the phase noise for different values of n after substituting the following typical values in (32) T = 310 K; f osc = 60 GHz; I BIAS = 18 mA; C = 142 fF; R T = 100 Ω for a tank Q = 6 (typical in mm-wave region); r b = 12 Ω.
The optimal value of n is approximately 0.3, as is evident from the plot in Figure 4 , and this is taken into account in the VCO design below.
CIRCUIT DESIGN
The process chosen for the design and fabrication of the mm-wave integrated circuit (MMIC) is the IBM BiCMOS 8HP process. The process offers high performance varactors and transmission lines necessary for VCO implementation. To reduce the design cycle time, only the standard components available in the process were used for the design. The simulations were performed using the devices characterized as p-cells and made available to the designer by the foundry. A cascode topology with a basic oscillator and a cascode buffer, as shown in Figure 5 , was chosen for better isolation and stability.
In Figure 5 , the tank inductors L b at the base of the transistors Q 1 (or Q 2 ) are presented with a negative real part and a capacitive reactance. This reactance is influenced by the varactor, C VAR and helps in tuning the oscillation frequency. Q 3 and Q 4 form the cascode transistors to buffer the tank from the load. As Q 3 (or Q 4 ), is separated from the tank by Q 1 (or Q 2 ), its impact on the phase noise is minimal [9] . The inductors L c at the collector of Q 3 and Q 4 form the output network designed to resonate at 60 GHz. Inductors L e are placed in the emitter branch of the circuit to implement the LC filtering technique to reduce the phase noise contribution of the current source [10] . Q [5] [6] [7] [8] [9] and R [1] [2] [3] [4] [5] [6] constitute the bias network of the circuit. The transistor size was chosen to be W=0.12 µm and L=18 µm (the width was fixed for the process and the length was the largest available in the process), as Phase noise simulations were then performed to obtain the optimal value of the design parameter n that gives the lowest phase noise.
The phase noise simulations in Figure 6 give the minimum value of phase noise for n as approximately 0.3, which was also what was obtained using the theoretical analysis ( Figure 4 ).
As phase noise improves with quality factor, a high Q LC tank is the primary requirement for a lownoise design. In the mm-wave frequency range, varactor Q is seen as the primary factor determining the quality factor of the tank. HBT varactors have better quality factor and tuning range than their MOS counterparts in the mm-wave range, leading to using HBT varactors in the implementation of VCO.
Varactor Q also improves with reduced width and increased number of base stripes, as they minimize the base resistance. High quality metal-insulator-metal capacitors are used as the fixed capacitor C 1 in Figure 5 .
MEASURED PERFORMANCE
The chip was probed on wafer-level to measure the performance, as packaging degrades circuit performance at mm-wave frequencies because of the inductive effects of wirebonds. A typical impedance of 12 Ω + j360 Ω is presented at 60 GHz if a 1 mm long wirebond is modelled as a 1 nH inductor with a Q of 30 [11] . A photograph of the chip is shown in Figure 7 .
The chip was attached to ground-signal-ground probes on either side. One side was terminated with a 50 Ω termination and the other was connected to the channel of a spectrum analyzer for measurements.
The spectrum analyzer used was Anritsu MS2668C (9 kHz -40 GHz), extended to operate for 50-75 GHz by connecting an external V-band mixer (MA2744A).
The VCO operated from a voltage of 4 V and consumed 140 mW. The spectrum analyzer output at a center frequency of 52.8 GHz and the corresponding phase noise value of -98.9 dBc/Hz at 1 MHz offset was observed as shown in Figure 8 .
The tuning voltage was varied from 2.5 V to 6.5 V and a tuning range of 50 GHz -57 GHz was observed. The simulated and measured tuning characteristics are shown in Figure 9 .
The difference in tuning characteristics in Figure 9 is due to interconnect parasitics and process variations, which brought about the 10 % reduction in the tuning range available from the tank.
CONCLUSION
The phase noise analysis using ISF theory was performed on a Colpitts oscillator in the commoncollector configuration. The noise sources in the circuit, namely the tank losses, collector current shot noise and base resistance thermal noise were analyzed. The resultant closed-form expression for phase noise was found to be the same as that for a common-base configuration. The optimum value of the capacitance ratio n was found to be 0.3 and the theoretical analysis was verified with simulations using SpectreRF. A 60 GHz VCO was designed and fabricated using the 0.13 µm IBM 8HP process and the measurement results were presented. 
